


High-Performance programming tool for Texas Instruments DLP® technology



The ALP Controller Suite is a universal platform enabling advanced control of DLP micromirror systems. Application development is facilitated by an extensive set of library functions designed for use in industry, medicine, research, and development.

ViALUX launched the first ALP Controller Suite starting with TI's first DLP Discovery™ chipsets on the market in 2001. The whole line of FPGA based DLP chipsets has been supported over the years maintaining full compatibility of the application programming interface. Customers using ALP can rapidly launch product design without the need of time consuming developments for software, firmware, and high-frequency FPGA logic code.

The scheme of control and data flow is shown in the block diagram. The principle of operation is completely different from standard multimedia projection. Sequences of patterns are generated in the PC and uploaded to on-board memory via compressed USB or PCIe transfer. Highly sophisticated FPGA logic is applied for processing and streaming the data to the micromirror array. An ALP Controller Suite is included in all V-Modules and is also available as an accessory for the DLP Discovery 4 100 evaluation modules (EVM) from Texas Instruments.


UltraSpeed	SuperSpeed	SuperSpeed	Hi-Speed	Hi-Speed
ALP-5.0	ALP-4.4	ALP-4.3	ALP-4.2	ALP-4.1
 V-7002 V-Cam option available	 V-7001+ V-Cam option available	 V-7001	 V-7000	for DLP Discovery™ 4 100 Development Kit
 V-9502 V-Cam option available	 V-9502c special shape	 V-9501	 V-9501c special shape	 0.7" XGA
 V-650L02 V-Cam option available	 V-650L	 V-650L	 0.95" 1080p	 0.65" WXGA
 V-6502 V-Cam option available	 V-6501	 V-6501	 0.65" WXGA	
 V-9002 V-Cam option available	 V-9002c special shape	 V-9001	 V-9001c	 V-9001t special shape

The ALP application programming interface (API) provides high-level DLP control and is a proven tool supporting a wide variety of use cases from proof of concept to product development and serial products. The API is realized in a portable DLL and it can be used in C++, C#, Visual Basic (.NET), Python, MATLAB, LabVIEW, and other development platforms, Python running on a Microsoft® Windows® operating system.* ALP Controller Suite leverages the power from USB 2.0, USB 3.0, or PCIe and increases the effective transfer rate by lossless compression of patterns. Low latency updates of the micromirror array enable feedback operations via PC with ≤ 1.5 ms refresh cycle period.

* Microsoft, Windows, C++, C#, Visual Basic, .NET are registered trademarks of Microsoft Cooperation, MATLAB is a registered trademark of MathWorks, LabView is a registered trademark of National Instruments. Python is a registered trademark of Python Software Foundation. DLP is a registered trademark of Texas Instruments.




The broad usability of the ALP Controller Suite is powered by the high flexibility in pattern control. Pattern sequences can be customized in ALP to meet respective requirements and four different modes of operation are available.




Binary Patterns

Binary pattern sequences are defined in the application program and uploaded into the on-board RAM. The timing parameters for the sequence display can be precisely controlled. ALP offers high flexibility in picture time ranging from 20 μ s up to several seconds. That means, mirrors can be kept still without any movement or can be switched with up to 50 kHz. A comprehensive trigger facility enables the synchronization with external devices in both master or slave mode. Multiple sequences are organized in a queue for convenient parallel upload and display and are concatenated for a gapless display.




Grayscale Patterns

By design, the DMD is only capable to display a binary pattern at a given moment in time. To project a grayscale image, multiple binary frames have to be time controlled accordingly. ALP generates patterns of gray values with the digital precision of FPGA timing. The maximum bit depth is 12 bit; lower resolution can be selected. Using a synchronized detector yields perfect grayscale linearity of 10 ppm as it is typically needed in metrology applications of DLP. The grayscale pattern sequence contains the specified number of bit-planes and an efficient algorithm of pulse-width modulation (PWM) is implemented in ALP that results in 260-300 fps (8 bit) for various DLP chipsets. The whole grayscale image is subject to the trigger facility so that cameras can be easily synchronized. Flex-PWM is an advanced mode of operation where the user has free control over the bit-plane timing by external trigger.



Pattern Sequence Composition

ALP supports indirect frame selection by the use of a frame look-up table (FLUT). The output display sequence is composed from the patterns stored in the RAM using the FLUT entries that point to the corresponding frames. In this way the user has a maximum of flexibility in generating display sequences and can modify them by just changing the FLUT content. Repeated display of the same pattern is made possible without storing multiple copies in the RAM so that FLUT operation saves upload time and memory capacity. One of the FLUT applications is grayscale encoding by a delta-sigma approach.



Pattern Scrolling

A moving DLP exposure head is state-of-the-art in industrial exposure applications like lithography and 3D printing. Such approach requires that the patterns slide through the micromirror array with the same velocity. That is efficiently realized by uploading the stripe of pattern data to the RAM and stepping through it line by line. In this way a new DLP pattern is generated in each step by adding one line and dropping another. A significant data reduction is achieved for the upload from PC to on-board RAM. More sophisticated use cases demand for a sliding display of rotated patterns; that has been solved by additional shear operations applied on the fly. Permanent pixel masks are supported enabling modifications of the resulting pattern exposure level on the target.



Features of ALP Controller Suite

Vertical scrolling

The ALP API supports linearly stepping through multiple concatenated frames by an arbitrary number of rows.

Use case: Faster and more efficient use of board memory for lithography and 3D printing applications.

Horizontal shearing

The frame can be sheared in horizontal direction (line based) by a configurable value without modifying the frame data.

Use case: Generate a rotated image on the DMD by applying an additional shearing in vertical direction with preprocessing.

DMD mask

The DMD Mask is a monochrome bitmap that overlays ALP frames during frame display. The affected position is fixed on the DMD.

Use case: Horizontal shaping the exposure energy when scrolling vertically through a sequence of frames.

Frame lookup table

Besides linear display of a sequence of frames, the ALP supports random-access order via look-up table. Images are only fully loaded once.

Use case: Flexible selection of projection images with low latency, as only the information of image order is loaded.

DMD area of interest

The ALP API supports an additional display mode with reduced image data. An area of interest (AOI) can be selected by means of contiguous DMD rows.

Use case: Support of an increased frame rate / improved speed.

Concatenation of frames for continuous projection

Multiple frames can be combined into one sequence.

Use case: Displaying images continuously without any break between the projection of two consecutive images.

Projection control by external trigger (slave mode)

The transition to the next projection frame can be triggered and synchronized by an external signal.

Use case: Chaining of several projectors or V-Modules.

Multiple customizable frame synchronization outputs

Up to three customizable synchronization signals can be generated and outputted by the V-Module.

Use case: Trigger and synchronize external hardware, for instance as multicolor light source.

PWM output

V-Modules support this with a pulse-width modulated GPIO pin (analog signal).

Use case: Controlling a light source with an analog signal.

Rev.-Nr.: P-25-10-256

